A methodology and framework to assist in the architecture design and functional verification of complex electronic systems.
Keywords: 
Transaction Level Modeling (TLM).
Assertion-based Verification (ABV).
Model-driven Design (MDD).
Automatic code generation.
SystemC.
Issue Date: 
22-Oct-2013
Defense Date: 
12-Jul-2013
Abstract
An integrated, powerful and flexible development environment has been created in this research work in order to simulate and verify electronic systems starting from a very high abstraction level. The system architecture design, the algorithm tuning and the functional verification can be performed efficiently early in the development process by means the proposed contributions.

Files in This Item:
Thumbnail
File
Koldo_Tomasena.pdf
Description
Size
18.32 MB
Format
Adobe PDF


Statistics and impact
0 citas en
0 citas en

Items in Dadun are protected by copyright, with all rights reserved, unless otherwise indicated.